Exploiting Smallest Error to Calibrate Non-Linearity in SAR Adcs
نویسندگان
چکیده
منابع مشابه
Non-linearity Correction of ADCs in Software Radio Systems
The paper presents the results of the experimental validation of a method for digital compensation of ADC non-linearity errors. First, the theory underlying the method is briefly described. Then, the compensation method has been validated both on sinusoidal signals and on 3 generation mobile telecommunication signals, compliant to 3GPP specifications.
متن کاملA Low-Cost Stimulus Design for Linearity Test in SAR ADCs
The proposed stimulus design for linearity test is embedded in a differential successive approximation register analog-to-digital converter (SAR ADC), i.e. a design for testability (DFT). The proposed DFT is compatible to the pattern generator (PG) and output response analyzer (ORA) with the cost of 12.4-% area of the SAR ADC. The 10-bit SAR ADC prototype is verified in a 0.18-μm CMOS technolog...
متن کاملA capacitance-ratio quantification design for linearity test in differential top-plate sampling sar ADCS
Successive approximation register (SAR) analog-to-digital converters (ADCs) are widely used due to their low power consumption and area cost. However, testing SAR ADCs on an embedded chip is costly. This paper proposes a capacitance-ratio quantification design for the linearity test of differential top-plate sampling SAR ADCs. First, the pattern generator controls the switches connected to the ...
متن کاملUnderstanding SAR ADCs - AN1080
Successive-approximation-register (SAR) analog-to-digital converters (ADCs) are frequently the architecture of choice for medium-to-high-resolution applications with sample rates under 5 megasamples per second (Msps). SAR ADCs most commonly range in resolution from 8 to 16 bits and provide low power consumption as well as a small form factor. This combination makes them ideal for a wide variety...
متن کاملDesign for Testability That Reduces Linearity Testing Time of SAR ADCs
This brief paper describes design-for-testability (DFT) circuitry that reduces testing time and thus cost of testing DC linearity of SAR ADCs. We present here the basic concepts, an actual SAR ADC chip design employing the proposed DFT, as well as measurements that verify its effectiveness. Since the DFT circuit overhead is small, it is practicable. key words: SAR ADC, testing, DC linearity, de...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2018
ISSN: 2169-3536
DOI: 10.1109/access.2018.2852729